Carry - save Adders for Computing the Product Ab Modulo
نویسنده
چکیده
not repeated. This prevents attacks like a probable text attack. Second, we incorporate error-correcting codes and the result is that our scheme provides an error detection and correction capability. Storage requirements for public keys are about 3 x lo5 bits, if n is about 300 or 400 bits. In addition, under this scheme, the sender has a very light load, while the receiver bears a heavy computational load. lndexing tenns: Digital circuits, Adders, Modular multiplication The letter describes a new algorithm for modulator multiplication using carryeve adders. The proposed algorithm is based on the signestimation technique. A carry-ve adder structure consisting of three rows of n + 3 simple 1-bit adder cells, and two copies of 3-bit carry look-ahead logic can be used to implement a single step of the algorithm. A completely pipclined array for modular multiplication designed by cascading n carry-ve adders performs modulator multiplication at the clock rate.
منابع مشابه
Improved Modulo 2n +1 Adder Design
Efficient modulo 2+1 adders are important for several applications including residue number system, digital signal processors and cryptography algorithms. In this paper we present a novel modulo 2+1 addition algorithm for a recently represented number system. The proposed approach is introduced for the reduction of the power dissipated. In a conventional modulo 2+1 adder, all operands have (n+1...
متن کاملImproved Modulo 2n +1 Adder Design
Efficient modulo 2+1 adders are important for several applications including residue number system, digital signal processors and cryptography algorithms. In this paper we present a novel modulo 2+1 addition algorithm for a recently represented number system. The proposed approach is introduced for the reduction of the power dissipated. In a conventional modulo 2+1 adder, all operands have (n+1...
متن کاملLow Power Modulo 2+1 Adder Based on Carry Save Diminished-One Number System
Modulo 2+1 adders find great applicability in several applications including RNS implementations. This paper presents a new number system called Carry Save Diminished-one for modulo 2+1 addition and a novel addition algorithm for its operands. In this paper, we also present a novel architectures for designing modulo 2+1 adders, based on parallel-prefix carry computation units. CMOS implementati...
متن کاملA Unifying Approach for Weighted and Diminished-1 Modulo Addition
In this paper, it is shown that every architecture proposed for modulo addition of operands that follow the diminished-1 representation can also be used in the design of modulo adders for operands that follow the weighted representation. This is achieved by the addition of a constant-time operator composed of a simplified carry-save adder stage. The experimental results indicate that many archi...
متن کاملFast Mux-based Adder with Low Delay and Low PDP
Adders, as one of the major components of digital computing systems, have a strong influence on their performance. There are various types of adders, each of which uses a different algorithm to do addition with a certain delay. In addition to low computational delay, minimizing power consumption is also a main priority in adder circuit design. In this paper, the proposed adder is divided into s...
متن کامل